A double-gate (DG) metal-oxide semiconductor field-effect transistor (MOSFET) is the leading contender for a deep submicron MOSFET to reduce gate oxide tunneling. One major issue of concern in a DG-MOSFET is the alignment between the top and bottom gates that influences the device performance, especially in a subthreshold regime. Use of graded channel (high-low, low-high and low-high-low doping) architecture somehow reduces this gate misalignment effect and hence has been analyzed in the present paper through intensive simulation and analytical analysis. The model uses the conformal mapping transformation approach to include the fringing field effect that arises at the bottom gate electrode in the ungated region and is used to predict the surface potential, electric field, threshold voltage, sub-threshold slope and drain-induced barrier lowering effects. The results so obtained have been verified with 3D numerical simulation using an ATLAS 3D device simulator.
Introduction
With scaling, process imperfection is becoming a major concern in maintaining the reliability of devices [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] . As CMOS scaling approaches the limit imposed by gate oxide tunneling, the double-gate (DG) metal-oxide semiconductor field-effect transistor (MOSFET) is becoming the subject of intense very large-scale integration (VLSI) research, owing to its ability to be scaled to the shortest channel length possible for a given gate oxide thickness [15] . A DG-MOSFET scaled beyond the 100 nm regime is a promising CMOS device for analog applications, subjected to an ideal sub-threshold swing (S ≈ 60 mV/decade), lower output conductance and higher drive current [16] . In addition, DG structures with two independent gates allow great functional flexibility [17] [18] [19] [20] . One of the major issues with the DG-MOSFET is its susceptibility to process variation that affects the eventual circuit performances [21] . The most significant concern among the various causes that give rise to variation in the double gate device performance is the misalignment between the top and bottom gates.
The misalignment between the gates would affect several device properties of DG-MOSFETs, especially the short 1 Corresponding author. channel effects (SCEs), sub-threshold slope, drain-induced barrier lowering (DIBL), etc. The bottom gate can either shift to the source side (DGD) or to the drain side (DGS), so that part of the channel region is controlled only by one gate. The nonideal effects, introduced by gate misalignment, can emerge either from the nonoverlap region or from the overlap region. The bottom channel of the device under a nonoverlap gate region is weakly controlled by the bottom gate electrode through a fringing electric field. This weakly controlled region of the bottom channel introduces large series resistance due to fewer inversion carriers and hence affects device operation. On the other hand, the overlapped region introduces additional gate leakage current through direct tunneling. The sub-threshold characteristics are seen to degrade as the misalignment increases. This is because of the reduced total gate capacitance in comparison to the drain capacitance with an increase in misalignment. This degraded electrostatic control has more influence on I off than I on , thereby showing diminished channel controllability by the gates. In terms of short-channel effects, aligned transistors exhibit the best control, while highly misaligned MOSFETs operate like a single gate. Furthermore, 'laterally asymmetric channel' devices also known as graded channel (GC) MOSFETs, have been reported [22] [23] [24] [25] , in order to overcome problems such as hot electron degradation, threshold voltage roll-off and parasitic bipolar effects, exhibited by uniformly doped (UD) devices. The key features behind these enhancements in the GC architecture is less controllability of the lightly doped region in comparison to the highly doped region, and the wellknown fact that all the negative effects, i.e. hot carrier effects, arise at the drain end. Thus, a lightly doped region toward the drain end can provide an effective means to eliminate all the negative effects. Misalignment effects have been chosen in the lightly doped region to enhance the device performance.
Intensive simulations and analytical analysis have been carried out in the present paper with high-low (H-L), lowhigh (L-H) and low-high-low (H-L-H) doping profiles to analyze the effect of the graded channel architecture on the DG FD silicon-on-insulator (SOI) n-MOSFET, considering the misalignment of the bottom gate on both source and drain sides. The model uses a conformal mapping transformation approach [26] to include the fringing field effect arising at the bottom gate electrode in the ungated region. Moreover, to analyze the effect of the graded channel architecture, analytical formulation of the device based on considering the uniformity of the potential and electric field at the interface has been adopted. Surface potential, electric field, threshold voltage, sub-threshold slope and DIBL effects have been evaluated, and the results so obtained have been verified using the ATLAS 3D device simulator [27] .
Theoretical considerations
The basic device structure of the GC DG-SOI n-MOSFET, as shown in figure 1 , consists of a silicon film of thickness t si = 60 nm, having p-type channel impurity concentrations in the high-and low-doped regions of N 1 and N 2 with lengths L 1 and L 2 (L 1 :L 2 = 1:1) respectively, with oxide on both sides, of equal thickness (t ox1 = t ox2 = 7 nm). Poly-silicon gates, N poly (=1.65 × 10 19 cm −3 ), of length L (=200 nm), have been used. Misalignment has been considered at the bottom interface of length m a . The effects of high-low and low-high doping profiles have been analyzed by dividing the channel into three regions, either using a high/low/gate misaligned region or a low/high/gate misaligned region.
Front surface potential and back surface potential
The 2D potential distribution can be obtained by solving the 2D Poisson equation:
where ε Si is the silicon permittivity, q is the electronic charge and ψ(x, y) is the 2D potential distribution in the silicon thin film and
i = 1 for a highly doped and i = 2 for a lightly doped region. Using boundary conditions mentioned in figure 1 , the analyses for regions I and II are the same except for the doping concentration. The front surface potential (ψ si ) and the back surface potential (ψ bi ) are obtained by solving the Poisson equation using the Sun and Kuo approach [26] , and are given by 
, U 3i and U 4i are the coefficients to be determined using the boundary conditions as shown in figure 1 and are given in the appendix. κ Si is a parameter that relates the derivative of a lateral electric field at any depth in the thin film to the derivative of a lateral electric field at the front Si-SiO 2 interface [28] .
Similarly for region III, the front surface potential (ψ s3 ) and the back surface potential (ψ b3 ) are obtained and are given by the following equations:
where
The coefficients g 1 , g 2 , g 3 and g 4 have been evaluated using the boundary conditions ( figure 1 ) and are given in the appendix. σ 2 is an empirical correction factor to account for the nonsymmetrical structure in the ungated region [26] .
The analysis as carried out in the present paper is applicable for uniformly doped architecture (N 1 = N 2 ), for high-low-doped architecture (N 1 > N 2 ), for low-high-doped architecture (N 2 > N 1 ) and also for low-high-low-doped architecture. The low-high-low-doped architecture can be performed by splitting the channel into four different regions: three for different doping concentrations and the fourth for an ungated misalignment region. 
Results and discussion
The analytical results have been proposed only for the subthreshold region of device operation, i.e. for calculation of the surface potential, whereas the device characteristics have been simulated for the entire region of operation. The drain current curves were obtained from 3D simulations that include a field-dependent mobility (FLDMOB) model and concentration-dependent mobility (CONMOB). The simulated results for the threshold voltage (V th ), drain-induced barrier lowering (DIBL), subthreshold slope, maximum value of drain current (I DS (max)) and maximum value of transconductance (g m (max)) are tabulated in tables 1-4. The threshold voltage is obtained from I DS -V GS characteristics and is considered to be that value of gate voltage for which the drain current approaches 10 −7 A µm −1 ; DIBL has been calculated as differences of threshold voltage at V DS = 50 mV and 1.0 V and the subthreshold slope is defined as the change in gate voltage V GS required to reduce the subthreshold current I DS by one decade and extracted at V DS = 50 mV. I DS (max) and g m (max) are defined as the maximum value of the drain current and the transconductance at V DS = 50 mV. For a generalized analysis, a wide range of gate misalignment (0-50% for UD architecture and 0-62.5% for GC architecture) on both sides, i.e. source and drain sides, has been considered.
Uniformly doped misaligned DG FD SOI n-MOSFET
For uniformly doped architecture, the variation of threshold voltage with gate misalignment has been explained through I DS -V GS curves at different drain voltages, considering the gate misalignment on both source and drain sides as shown in figures 2(a) and (b). From figure 2(a), for the zero gate misalignment case (m a = 0%), the device threshold voltage is found to be 0.2814 V (table 1). With the increase in misalignment by 12.5% toward the drain side (DGD), the threshold voltage increases by 0.8%. This threshold voltage value increases by 11.3% with the increase in misalignment Table 2 . (a-b) Device parameters for GC (high-low doping profile) DG devices analyzed in the present work for by 25% and further increases by 49.7% with an increase in misalignment by 50%. The cause of this threshold voltage variation has been studied through the variation of the back surface potential along the channel (figures 3(a) and (b)), and transmission of this effect to the upper gate has also been studied through the variation of the front surface potential along the channel ( figure 3(c) ). Analytical and simulated results are compared in figures 3(a)-(c) and are found to be in good agreement that proves the validity of our model. DIBL effects and subthreshold swing studied through 3D simulation are tabulated in table 1. Threshold voltage is usually controlled by minima of the channel potential and for 12.5% gate misalignment the minimum channel potential is seen to occur at a normalized channel length of 0.875. However, as we increase the misalignment to 25% the minimum channel potential occurs at a normalized channel length of 0.75, much closer to the center of the channel. Now, shifting the minimum channel potential toward the center results in a decreased value of the minimum channel potential and increased threshold voltage of the device.
The misalignment at the source side (DGS) increases the misalignment effect in comparison to the DGD case; that is, for m a = 12.5% and 50%, the threshold voltage increases by 11.52% and 50.67% respectively as can be seen in figures 2(a), 3(a) and table 1. This is due to the reduction in the fringing field effect that arises at the source side in the absence of drain voltage. The effect of drain voltage can further be explained through figures 2(b) and 3(b). The effect of misalignment variation decreases in the DGD case with the increase in drain voltage, whereas, in the DGS case, the effect of misalignment variation remains unaffected by the increase in drain voltage. Figures 2(a) and (b) also show the effect of misalignment under ON conditions. The maximum values of transconductance (g m ) and drain current (I DS ) for m a = 0% are obtained to be 72.2 µS and 42.7 µA respectively, and are tabulated in table 1. With the increase in misalignment toward the drain side (DGD) by 12.5%, g m and I DS decrease by 26.45% and 24.59% respectively. This shows that although there is very little variation in threshold voltage due to misalignment, the increase in misalignment causes significant variation in ON state characteristics. This is because, in the misalignment region, inversion charge emerges as the outcome of the fringing field and not by the normal gate field action. The effect of the normal gate field in creating the inversion charge is more significant in comparison to what emerges as a result of the fringing field. This leads to reduction in inversion charge density in the misaligned region that accounts for reduced g m and I DS in the DGD structure. g m and I DS further reduce with an increase in misalignment by 25% due to an increase in the ratio of misalignment to normal channel length. It is noted from the figure that a device with a 25% misaligned DG structure acts as 
High on low-doped graded channel misaligned DG FD SOI n-MOSFET Drain side misalignment (DGD).
High-low-doped graded channel architecture has been studied in the present subsection to reduce the effect of gate misalignment on the drain side. This effect has been studied through variation of drain current with gate voltage as shown in figures 4(a) and (b) for various misaligned structures and for different doping concentrations in the low-doped region. The drain current variation is also compared with uniformly doped architecture to predict the enhancements in the device performance. From figures 4(a) and (b), for the zero misalignment case (m a = 0%), device threshold voltages for two retrograde doping profiles, i.e. table 2 . With the increase in misalignment by 12.5% toward the drain side (DGD), the threshold voltage increases by 0.05% in case 1 and 0% in case 2. These values increase by 0.1% and 0.05% with the increase in misalignment by 25% and increase by 11.4% and 7.1% with the increase in misalignment by 50% for the two cases, respectively. Further increases of 41.1% and 38.4% for the two cases respectively are seen in the increase in misalignment by 62.5%. While comparing the effect to a uniformly doped structure, it is found that these values are much less, even for 62.5% misalignment in a retrograde doping profile. We cannot achieve a 49.7% increase in the threshold voltage as we have obtained with uniformly doped architecture for 50% misalignment. This means that the retrograde doping profile having high-low combination is more beneficial than a uniformly doped profile for the DGD case. However, it is seen that the higher the difference between high-low doping, i.e. doping difference between case 1 and case 2, the higher are the enhancements offered by it. This is because the threshold voltage is controlled by minima of the channel potential and, for this structure, it is totally governed by the highly doped region and misalignment occurs in the lightly doped region. Figure 5 shows almost negligible variation in potential profiles for 25% misalignment. As misalignment increases up to 50%, the lightly doped region is completely misaligned and leads to slight variation in the minimum surface potential and threshold voltage of the device. For m a > 50%, i.e. 62.5% in the highly doped region, abrupt variation in the minimum surface potential and threshold voltage of the device is seen. Figures 4(a) and (b) also show the effect of misalignment under ON conditions. The maximum values of transconductance (g m ) and drain current (I DS ) for m a = 0% are obtained to be 103 µS, 62.5 µA and 109 µS, 66.5 µA for the two cases of retrograde doping profiles such that case 1: For a misalignment of 50%, g m and I DS decrease by 42.23%, 40.96% and 35.05%, 34.89% respectively for the given cases and further decreases of 45.53%, 47.84% and 45.22%, 46.92%, respectively, occur with an increase in misalignment to 62.5%. The effect of misalignment in the retrograde profile for the ON state condition is again less in comparison to the uniformly doped profile. However, the greater the difference between high-low doping concentrations, the greater are the enhancements in the device characteristics. These enhancements are due to the fact that inversion charge, just like the threshold voltage of the device, is controlled by the highly doped region and thus the misalignment in the low-doped region will not be able to affect the device characteristics under ON conditions much. Here, it is to be noted that degradation in g m ceases as the gate misalignment touches or enters into the highly doped region, due to the elimination of the barrier between high and low doping profiles.
Source side misalignment (DGS).
The misalignment can occur either toward the source side or toward the drain side. In the previous subsection, the effect of misalignment toward the drain side for a high-low doping profile has been studied and it is seen that the high-low combination can cause ) for V DS = 50 mV, V GS = 0 V.
severe degradation in the device performance compared to a uniformly doped structure. So, it becomes necessary to investigate its effect on the misalignment toward the source side. Thus, in the present section, analysis has been carried out on a high-low-doped graded channel device misaligned toward the source side (DGS). Variation of drain current with gate voltage for various misaligned structures has been studied in figure 4 . From the drain current variation, it is seen that the value of threshold voltage increases by 4.9%, 25.1%, 86.1% and 108.7% for gate misalignments of 12.5%, 25%, 50% and 62.5% respectively for the DGS case of a high-low retrograde doping profile, and this has been listed in table 2, i.e. more negative effects of the misalignment in comparison to a uniformly doped structure. This is because misalignment occurs in the highly doped region, which controls the threshold voltage of the device and can be clearly understood from the variation of the minimum surface potential along the channel as shown in figure 5 . 
17 cm −3 , N 2 = 5 × 10 15 cm −3 respectively and are also listed in table 2. With the increase in misalignment toward the source side (DGS) to 12.5%, g m and I DS decrease by 37.67% and 36.8%, and 32.11% and 30.08% respectively for the two doping cases under consideration. It is seen that the misalignment effect increases, i.e. reduced maximum g m and I DS in comparison to UD devices, when misalignment toward the source is considered.
The effect of misalignment toward the drain side (DGD) for a low-high doping profile has also been studied, and the results are summarized in table 3. It is found from the analysis that a low-high doping profile is the better alternative for reducing the misalignment effect for the DGS case, as it produces similar effects as introduced by a highlow doping profile for the DGD case. Although a low-high doping profile can aggravate the parasitic bipolar action and impact ionization-associated phenomena in comparison to a high-low doping profile, it is still considered because it can produce similar effects as obtained using a uniformly doped structure, with reduced source side gate misalignment effects, thereby making a low-high profile a better alternative for the case of source side misalignment. Another profile, i.e. lowhigh-low doping profile, can also be used to reduce the gate misalignment effect together with improved hot carrier effects and is discussed in the following section of this paper.
Low-high-low-doped graded channel misaligned DG FD SOI n-MOSFET
The analysis shows that using low-high-doped combination can cause enhancement/degradation in the device performance in comparison to the uniformly doped architecture, when gate misalignment occurs toward the source/drain side and vice versa for a high-low doping profile. Considering the fact that we cannot predict to which side misalignment may occur, we propose to choose the lightly doped region at both source and drain sides irrespective of which side the gate misalignment can happen. The effect of gate misalignment on source and drain sides has been studied through I-V characteristics, as shown in figure 6 , and surface potential profiles, as shown in figure 7 . DIBL effects and subthreshold swing have also been respectively. With the increase in misalignment to 12.5% toward the drain side (DGD), the threshold voltage increases for the two cases by 0.09% and 0.04% respectively. The threshold voltage increases by 2.6% and 2.3% with the increase in misalignment to 25% and further increase by 48.6% and 48.5% respectively with the increase in misalignment to 50% for the given cases. It is found that these values are much less up to m a = 25%, but approximately equal for m a = 50% in comparison to a uniformly doped structure. This is because, in the case of m a = 50% for a low-high-low doping profile, the misalignment region extends up to the point at which a highly doped region exist. So to reduce the misalignment effect, we have to choose the doping profile such that the misaligned region always exists in the lightly doped region. This means that the retrograde doping profile having low-highlow combination is more beneficial than a uniformly doped profile for both DGS and DGD cases. Moreover, for a lowhigh-low doping profile all the device characteristics show the same behavior owing to the uniformity of the structure on both source and drain sides, except the applied drain voltage. For two retrograde doping profiles, it can be seen that the greater the difference between high-low doping concentrations, the greater are the enhancements in the device characteristics. These enhancements can be better explained through the back surface potential distribution along the channel as shown in figure 7 . Figures 6(a) A comparative study between UD, high-low, low-high and low-high-low doped structures for both DGS and DGD cases has been studied at constant V GS -V th in figures 8(a) and (b). Various enhancements and differences among them can easily be seen through these variations.
Conclusion
A subthreshold analytical model has been proposed using the conformal mapping transformation approach, and the results thus obtained have been compared with ATLAS 3D device simulation to prove the validity of our model. Intensive simulations and analytical work have been carried out in the present paper, using high-low, low-high and lowhigh-low graded channel profiles under both OFF and ON conditions, to reduce the effect of gate misalignment in a DG FD SOI n-MOSFET. In UD architecture, misalignment causes degradation in device characteristics, i.e. variation in threshold voltage, drain current and transconductance, while a high-low doping profile causes reduction/elimination in gate misalignment effects on the drain side, it causes an increase in misalignment effects on the source side. To reduce the effect of source side misalignment, a low-high doping profile can be used, but this causes an increase in the misalignment effect toward the drain side. In comparison with a highlow doping profile, this profile aggravates the parasitic bipolar action and impact ionization-associated phenomena, while these effects (parasitic bipolar action and impact ionizationassociated phenomena) remain unaffected in comparison with a uniformly doped structure. Considering the fact that we cannot know on which side misalignment can occur, the lowhigh-low graded channel profile should be fabricated in order to reduce/eliminate the gate misalignment effects in a DG FD SOI n-MOSFET. (2) Front surface potential. The coefficients for the front surface potentials in all the three regions are as follows: 
